A package-level driver amplifier with 134% relative bandwidth

Dong Chen, Zhao Xing, Zhilin Chen, Chenxi Zhao, Huihua Liu, K. Kang
{"title":"A package-level driver amplifier with 134% relative bandwidth","authors":"Dong Chen, Zhao Xing, Zhilin Chen, Chenxi Zhao, Huihua Liu, K. Kang","doi":"10.1109/EDAPS.2017.8276978","DOIUrl":null,"url":null,"abstract":"A CMOS package-level driver amplifier is presented. Since the inductor-less inter-stage matching network is utilized to enhance the bandwidth, the driver amplifier works from 0.72 ∼ 3.65 GHz with 134% relative bandwidth. Bonding wires for package are modeled using coupled lumped components and designed as parts of matching networks to enhance the power gain. The measured power gain is 27 dB with output referred P1dB is 8 dBm. The chip is fabricated in 65 nm CMOS technology, and ESD protection circuit is integrated. The size of the chip is 0.63 × 0.68 mm2.","PeriodicalId":329279,"journal":{"name":"2017 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDAPS.2017.8276978","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A CMOS package-level driver amplifier is presented. Since the inductor-less inter-stage matching network is utilized to enhance the bandwidth, the driver amplifier works from 0.72 ∼ 3.65 GHz with 134% relative bandwidth. Bonding wires for package are modeled using coupled lumped components and designed as parts of matching networks to enhance the power gain. The measured power gain is 27 dB with output referred P1dB is 8 dBm. The chip is fabricated in 65 nm CMOS technology, and ESD protection circuit is integrated. The size of the chip is 0.63 × 0.68 mm2.
具有134%相对带宽的封装级驱动放大器
提出了一种CMOS封装级驱动放大器。由于利用无电感级间匹配网络来增强带宽,驱动放大器工作在0.72 ~ 3.65 GHz,相对带宽为134%。采用耦合集总元件对封装键合线进行建模,并将其设计为匹配网络的一部分,以提高功率增益。测量功率增益为27db,输出参考P1dB为8dbm。该芯片采用65纳米CMOS工艺制造,并集成了ESD保护电路。芯片的尺寸为0.63 × 0.68 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信