Flip-chip bonding on 6-/spl mu/m pitch using thin-film microspring technology

D.L. Smith, D. Fork, R. Thornton, A. Alimonda, C. Chua, C. Dunnrowicz, J. Ho
{"title":"Flip-chip bonding on 6-/spl mu/m pitch using thin-film microspring technology","authors":"D.L. Smith, D. Fork, R. Thornton, A. Alimonda, C. Chua, C. Dunnrowicz, J. Ho","doi":"10.1109/ECTC.1998.678714","DOIUrl":null,"url":null,"abstract":"Bonding-pad densities on high-performance integrated-circuit chips are beginning to exceed the limits of available interconnect technologies. Also, stresses due to thermal mismatch in flip-chipped packages are reducing time to contact failure. We have addressed both of these problems by microlithographically fabricating highly elastic cantilever springs in linear arrays on pitches down to 6 /spl mu/m. We have soldered test arrays of 52 springs on this pitch to Si chips with 100% contact yield and good solder wetting to every spring. The fine-pitch capability also facilitates off-chip routing; the very high compliance of the springs should avoid thermal fatigue; and the low thermal conductance along the springs should allow fast-cycle soldering of chips to multichip modules as well as replacement of chips subsequently testing faulty.","PeriodicalId":422475,"journal":{"name":"1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206)","volume":"92 4","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"28","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.1998.678714","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 28

Abstract

Bonding-pad densities on high-performance integrated-circuit chips are beginning to exceed the limits of available interconnect technologies. Also, stresses due to thermal mismatch in flip-chipped packages are reducing time to contact failure. We have addressed both of these problems by microlithographically fabricating highly elastic cantilever springs in linear arrays on pitches down to 6 /spl mu/m. We have soldered test arrays of 52 springs on this pitch to Si chips with 100% contact yield and good solder wetting to every spring. The fine-pitch capability also facilitates off-chip routing; the very high compliance of the springs should avoid thermal fatigue; and the low thermal conductance along the springs should allow fast-cycle soldering of chips to multichip modules as well as replacement of chips subsequently testing faulty.
利用薄膜微弹簧技术在6-/spl μ m间距上进行倒装键合
高性能集成电路芯片上的键合板密度开始超过现有互连技术的极限。此外,倒装封装中由于热失配而产生的应力减少了接触失效的时间。我们已经通过微光刻技术在螺距低至6 /spl mu/m的线性阵列中制造高弹性悬臂弹簧来解决这两个问题。我们已经将52个弹簧的测试阵列焊接到硅芯片上,每个弹簧都具有100%的接触良率和良好的焊料润湿性。细间距能力也有利于片外路由;弹簧的高柔度应避免热疲劳;沿着弹簧的低热导率应该允许芯片到多芯片模块的快速循环焊接以及随后测试故障的芯片更换。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信