A new design methodology using simulation for on-chip ESD protection designs for integrated circuits

Abstract

A new design methodology was developed for IC on-chip ESD protection design using a full-scale, mixed-mode simulation approach. The complete design procedure and design examples are discussed and reasonably good design prediction was observed in using this novel design methodology.