The sources of erase voltage variability in split-gate flash memory cell arrays

Abstract

We performed a comprehensive analysis of the voltage-to-erase (Verase) distribution in split-gate flash memory cell arrays. It was shown that Verase distribution is mostly determined by the tunneling voltage variations. Other factors, such as distributions of coupling ratio and FG channel parameters, have a minor effect on Verase variability.