A UHS-II SD card controller with 240MB/s write throughput and 260MB/s read throughput

K. Yasufuku, Naoto Oshiyama, Toshitada Saito, Y. Miyamoto, Yutaka Nakamura, R. Terauchi, A. Kondo, Takuma Aoyama, Masafumi Takahashi, Y. Oowaki, Ryoichi Bandai
{"title":"A UHS-II SD card controller with 240MB/s write throughput and 260MB/s read throughput","authors":"K. Yasufuku, Naoto Oshiyama, Toshitada Saito, Y. Miyamoto, Yutaka Nakamura, R. Terauchi, A. Kondo, Takuma Aoyama, Masafumi Takahashi, Y. Oowaki, Ryoichi Bandai","doi":"10.1109/ASSCC.2014.7008852","DOIUrl":null,"url":null,"abstract":"This paper presents a UHS-II SD card controller with 240MB/s write and 260MB/s read throughput. Two opposite direction IO lanes for down- and up-streams are quickly switched as single direction for double data rate, without adding extra IO pins. The proposed clock data recovery (CDR) logic can detect symbols within 20ns and minimizes this lane switching overhead. The developed SLVS-type driver that can reduce the common to differential return loss by 15dB is also introduced to improve the noise tolerance.","PeriodicalId":161031,"journal":{"name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"232 ","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2014.7008852","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents a UHS-II SD card controller with 240MB/s write and 260MB/s read throughput. Two opposite direction IO lanes for down- and up-streams are quickly switched as single direction for double data rate, without adding extra IO pins. The proposed clock data recovery (CDR) logic can detect symbols within 20ns and minimizes this lane switching overhead. The developed SLVS-type driver that can reduce the common to differential return loss by 15dB is also introduced to improve the noise tolerance.
具有240MB/s写入吞吐量和260MB/s读取吞吐量的UHS-II SD卡控制器
本文介绍了一种具有240MB/s写入吞吐量和260MB/s读取吞吐量的UHS-II SD卡控制器。用于下行和上行的两个相反方向的IO通道可以快速切换为单个方向,以实现双倍数据速率,而无需添加额外的IO引脚。所提出的时钟数据恢复(CDR)逻辑可以在20ns内检测到符号,并最大限度地减少了信道交换开销。为了提高系统的噪声容忍度,还设计了slvs型驱动器,可将共对差回波损耗降低15dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信