Plasma-induced polarity dependent hot-carrier response of CMOS devices across a wafer

V. Janapaty, B. Bhava, S. Kerns, N. Bui
{"title":"Plasma-induced polarity dependent hot-carrier response of CMOS devices across a wafer","authors":"V. Janapaty, B. Bhava, S. Kerns, N. Bui","doi":"10.1109/IRWS.1997.660273","DOIUrl":null,"url":null,"abstract":"In this study, plasma-processed devices are subjected to hot-carrier stressing experiments to evaluate the reliability across the wafer. Devices with N/sup +/-P, P/sup +/-N, both N/sup +/-P and P/sup +/-N diodes, and no protection diode, are used to establish the nature of the injection (gate and substrate) conditions across the wafer. Results show that P-channel devices subjected to gate injection during plasma processing show higher degradation than those subjected to substrate injection. N-MOSFETs subjected to gate injection during plasma processing show a higher antenna ratio dependence than those subjected to substrate injection. Also, a linear relationship is observed between the pre-stress trapped positive charge in the oxide and threshold voltage shift after hot-carrier stress. Gate injection during plasma processes creates higher trapped positive charge and hence the hot-carrier lifetime of devices subjected to gate injection can be significantly lower than that of devices subjected to substrate injection.","PeriodicalId":193522,"journal":{"name":"1997 IEEE International Integrated Reliability Workshop Final Report (Cat. No.97TH8319)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 IEEE International Integrated Reliability Workshop Final Report (Cat. No.97TH8319)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRWS.1997.660273","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

In this study, plasma-processed devices are subjected to hot-carrier stressing experiments to evaluate the reliability across the wafer. Devices with N/sup +/-P, P/sup +/-N, both N/sup +/-P and P/sup +/-N diodes, and no protection diode, are used to establish the nature of the injection (gate and substrate) conditions across the wafer. Results show that P-channel devices subjected to gate injection during plasma processing show higher degradation than those subjected to substrate injection. N-MOSFETs subjected to gate injection during plasma processing show a higher antenna ratio dependence than those subjected to substrate injection. Also, a linear relationship is observed between the pre-stress trapped positive charge in the oxide and threshold voltage shift after hot-carrier stress. Gate injection during plasma processes creates higher trapped positive charge and hence the hot-carrier lifetime of devices subjected to gate injection can be significantly lower than that of devices subjected to substrate injection.
晶圆上CMOS器件的等离子体诱导极性相关热载子响应
在本研究中,等离子体处理的器件进行了热载流子应力实验,以评估整个晶圆的可靠性。具有N/sup +/-P, P/sup +/-N, N/sup +/-P和P/sup +/-N二极管的器件,以及无保护二极管,用于建立晶圆上注入(栅极和衬底)条件的性质。结果表明,在等离子体加工过程中,栅极注入的p通道器件比衬底注入的p通道器件具有更高的降解率。在等离子体加工过程中,栅极注入的n - mosfet比衬底注入的n - mosfet具有更高的天线比依赖性。此外,在热载子应力作用下,氧化物中预应力捕获的正电荷与阈值电压位移之间存在线性关系。等离子体过程中的栅极注入产生更高的捕获正电荷,因此栅极注入器件的热载子寿命可能明显低于衬底注入器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信