Advanced MOS Device Technology for Low Power Logic LSI

S. Takagi, Kimihiko Kato, K. Sumita, K. Jo, Cheol-Min Lim, R. Takaguchi, D. Ahn, J. Takeyasu, K. Toprasertpong, M. Takenaka
{"title":"Advanced MOS Device Technology for Low Power Logic LSI","authors":"S. Takagi, Kimihiko Kato, K. Sumita, K. Jo, Cheol-Min Lim, R. Takaguchi, D. Ahn, J. Takeyasu, K. Toprasertpong, M. Takenaka","doi":"10.23919/MIXDES.2019.8787197","DOIUrl":null,"url":null,"abstract":"MOSFETs with alternative channels such as Ge and III-Vs on the Si platform have been strongly expected over recent 15 years for high performance and low power logic devices, where the reduction in Vdd is the most critical requirement. Also, steep slope devices such as tunneling-FETs (TFETs) have stirred a strong interest from the viewpoint of ultralow power applications. In this paper, we briefly address the current status of MOSFETs and TFETs using alternative materials such as Ge, III–V and oxide semiconductors for future low power scaled devices and review the recent progress in device and process technologies on a basis of our research activities.","PeriodicalId":309822,"journal":{"name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/MIXDES.2019.8787197","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

MOSFETs with alternative channels such as Ge and III-Vs on the Si platform have been strongly expected over recent 15 years for high performance and low power logic devices, where the reduction in Vdd is the most critical requirement. Also, steep slope devices such as tunneling-FETs (TFETs) have stirred a strong interest from the viewpoint of ultralow power applications. In this paper, we briefly address the current status of MOSFETs and TFETs using alternative materials such as Ge, III–V and oxide semiconductors for future low power scaled devices and review the recent progress in device and process technologies on a basis of our research activities.
用于低功耗逻辑LSI的先进MOS器件技术
近15年来,在Si平台上具有Ge和iii - v等替代通道的mosfet一直被强烈期望用于高性能和低功耗逻辑器件,其中Vdd的降低是最关键的要求。此外,从超低功耗应用的角度来看,陡坡器件如隧道场效应管(tfet)也引起了人们的强烈兴趣。在本文中,我们简要介绍了使用替代材料(如Ge, III-V和氧化物半导体)用于未来低功耗器件的mosfet和tfet的现状,并在我们的研究活动的基础上回顾了器件和工艺技术的最新进展。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信