A 250mV 77dB DR 10kHz BW SC ΔΣ Modulator Exploiting Subthreshold OTAs

Zhiliang Qiao, Xiong Zhou, Qiang Li
{"title":"A 250mV 77dB DR 10kHz BW SC ΔΣ Modulator Exploiting Subthreshold OTAs","authors":"Zhiliang Qiao, Xiong Zhou, Qiang Li","doi":"10.1109/ESSCIRC.2014.6942111","DOIUrl":null,"url":null,"abstract":"This paper presents a high-resolution ΔΣ modulator which is capable of operation under supply voltage as low as 250mV. A novel subthreshold inverter-based OTA is proposed and exploited in the switched-capacitor (SC) integrators, permitting a satisfied noise-shaping performance in the 4th-order feed-forward topology. With each stage's coefficient optimized, the integrators' internal swings and the distortion power stemming from OTAs' gain nonlinearity are minimized. Implemented in a 0.13μm CMOS with an OSR of 64 and a sampling frequency (fs) of 1.28MHz, this design achieves a measured DR of 77.0dB, SNDR of 73.3dB, and SFDR of 85.0dB over a 10kHz bandwidth. To the best of authors' knowledge, it appears to be the converter with highest SNDR observed among sub -0.5V designs.","PeriodicalId":202377,"journal":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2014.6942111","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17

Abstract

This paper presents a high-resolution ΔΣ modulator which is capable of operation under supply voltage as low as 250mV. A novel subthreshold inverter-based OTA is proposed and exploited in the switched-capacitor (SC) integrators, permitting a satisfied noise-shaping performance in the 4th-order feed-forward topology. With each stage's coefficient optimized, the integrators' internal swings and the distortion power stemming from OTAs' gain nonlinearity are minimized. Implemented in a 0.13μm CMOS with an OSR of 64 and a sampling frequency (fs) of 1.28MHz, this design achieves a measured DR of 77.0dB, SNDR of 73.3dB, and SFDR of 85.0dB over a 10kHz bandwidth. To the best of authors' knowledge, it appears to be the converter with highest SNDR observed among sub -0.5V designs.
利用亚阈值ota的250mV 77dB DR 10kHz BW SC ΔΣ调制器
本文介绍了一种高分辨率ΔΣ调制器,它可以在低至250mV的电源电压下工作。提出了一种新的基于亚阈值逆变器的OTA,并将其应用于开关电容(SC)积分器中,使其在四阶前馈拓扑结构中具有满意的噪声整形性能。通过对各级系数的优化,使积分器的内部波动和增益非线性引起的失真功率降至最低。该设计在0.13μm CMOS上实现,OSR为64,采样频率为1.28MHz,在10kHz带宽下,测量DR为77.0dB, SNDR为73.3dB, SFDR为85.0dB。据作者所知,它似乎是在-0.5V以下设计中观察到的SNDR最高的转换器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信