Subpixel Interpolation Disparity Refinement for Semi-Global Matching

Yunhao Ma, Xiwei Fang, Pingcheng Dong, Xinyu Guan, Kebo Li, Lei Chen, F. An
{"title":"Subpixel Interpolation Disparity Refinement for Semi-Global Matching","authors":"Yunhao Ma, Xiwei Fang, Pingcheng Dong, Xinyu Guan, Kebo Li, Lei Chen, F. An","doi":"10.1109/APCCAS55924.2022.10090384","DOIUrl":null,"url":null,"abstract":"Semi-Global Matching (SGM) algorithms and their corresponding hardware accelerators, which focus on stereo matching, have been developed in the last few years. However, the interpolation for disparity is much indispensable for real-world applications but still remains refining. This work presents a pixel-level pipeline architecture for the disparity refinement for SGM in case of computing disparity, which refines disparity through subpixel interpolation with an optimized cosine look up table and a compute-friendly parallel divider. The hardware architecture based on optimization algorithms has reached a error rate of only 6.33% for tradition background and 7.30% for occlusion condition, achieved in real-time FPGA as well.","PeriodicalId":243739,"journal":{"name":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-11-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS55924.2022.10090384","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Semi-Global Matching (SGM) algorithms and their corresponding hardware accelerators, which focus on stereo matching, have been developed in the last few years. However, the interpolation for disparity is much indispensable for real-world applications but still remains refining. This work presents a pixel-level pipeline architecture for the disparity refinement for SGM in case of computing disparity, which refines disparity through subpixel interpolation with an optimized cosine look up table and a compute-friendly parallel divider. The hardware architecture based on optimization algorithms has reached a error rate of only 6.33% for tradition background and 7.30% for occlusion condition, achieved in real-time FPGA as well.
半全局匹配的亚像素插值视差细化
半全局匹配(SGM)算法及其相应的硬件加速器是近年来发展起来的,主要研究方向是立体匹配。然而,视差插值在实际应用中是必不可少的,但仍有待完善。本文提出了一种用于计算视差的SGM视差细化的像素级管道架构,该架构通过优化的余弦查找表和计算友好的并行分配器通过亚像素插值来细化视差。基于优化算法的硬件架构在传统背景下的错误率仅为6.33%,在遮挡条件下的错误率仅为7.30%,在实时FPGA上也实现了错误率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信