M. Wang, C. Chen, M.C. Yu, T. Hou, Y.M. Lin, S.C. Chcn, Y. Fang, C. Yu, M. Liang
{"title":"Ultrathin ox/nitride gate stack for sub-quarter-micron CMOS devices prepared by RTCVD","authors":"M. Wang, C. Chen, M.C. Yu, T. Hou, Y.M. Lin, S.C. Chcn, Y. Fang, C. Yu, M. Liang","doi":"10.1109/VTSA.2001.934521","DOIUrl":null,"url":null,"abstract":"The paper gives a short overview of ox/nitride gate stack prepared by rapid thermal chemical vapor deposition (RTCVD) for sub-quarter-micron CMOS process. The main portion is focused on the dissimilar characteristics of different interfacial oxide in ox/nitride gate stack. Post deposition annealing is also investigated including NH/sub 3/ and N/sub 2/O treatment. Excellent improvements are available including lower gate leakage current, comparable driving current, suitable interface density of states and stable gate dielectric reliability.","PeriodicalId":388391,"journal":{"name":"2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517)","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTSA.2001.934521","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
The paper gives a short overview of ox/nitride gate stack prepared by rapid thermal chemical vapor deposition (RTCVD) for sub-quarter-micron CMOS process. The main portion is focused on the dissimilar characteristics of different interfacial oxide in ox/nitride gate stack. Post deposition annealing is also investigated including NH/sub 3/ and N/sub 2/O treatment. Excellent improvements are available including lower gate leakage current, comparable driving current, suitable interface density of states and stable gate dielectric reliability.