Highly efficient fault simulation exploiting hierarchy in circuit description

Abstract

A highly efficient fault simulation approach is presented taking advantage of the hierarchy which can be found in most of todays circuit descriptions. Evident graphs are introduced to represent the structure of the hierarchy. Numerous experimental results for industrial circuits with up 90000 gates demonstrate the efficiency of the approach with respect to acceleration and reduction of the memory requirements as compared to an efficient gate level fault simulator.<>