An efficient clock scheme for low-voltage four-phase charge pumps

Hongchin Lin, N. Chen
{"title":"An efficient clock scheme for low-voltage four-phase charge pumps","authors":"Hongchin Lin, N. Chen","doi":"10.1109/VTSA.2001.934526","DOIUrl":null,"url":null,"abstract":"A new four-phase clock scheme for the four-phase charge pumping circuits at very low supply voltages using 0.5 /spl mu/m double poly CMOS technology to generate high boosted voltages is presented. The boosted clocks are applied on the capacitors connected to the gates of the major pumping transistors. With the new clock generator, the charge pump can efficiently pump to 8 V using 10 stages at V/sub dd/=1 V by simulations and 4.7 V using 4 stages at V/sub dd/=1.5 V by measurements.","PeriodicalId":388391,"journal":{"name":"2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517)","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-04-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTSA.2001.934526","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

A new four-phase clock scheme for the four-phase charge pumping circuits at very low supply voltages using 0.5 /spl mu/m double poly CMOS technology to generate high boosted voltages is presented. The boosted clocks are applied on the capacitors connected to the gates of the major pumping transistors. With the new clock generator, the charge pump can efficiently pump to 8 V using 10 stages at V/sub dd/=1 V by simulations and 4.7 V using 4 stages at V/sub dd/=1.5 V by measurements.
低压四相电荷泵的有效时钟方案
提出了一种利用0.5 /spl mu/m双聚CMOS技术在极低电源电压下产生高升压的四相电荷泵浦电路的四相时钟方案。升压时钟应用于连接到主要泵浦晶体管栅极的电容器上。使用新的时钟发生器,电荷泵可以在V/sub dd/=1 V时使用10级泵浦有效地泵浦到8 V,在V/sub dd/=1.5 V时使用4级泵浦到4.7 V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信