A hierarchical approach to timing verification in CMOS VLSI design

Abstract

The author describes a novel hierarchical approach to timing verification. Four types of relationship existing among signal paths are distinguished, based on a classification of the degree of interdependency in the circuit. In this way, irrelevant path delays can be excluded through consideration of the interaction between critical paths and others. Furthermore, under suitable conditions, bounded delay values for large hierarchical systems can be deduced using bounded delays determined for their constituent cells. Finally, the authors discuss the impact on design strategy of the hierarchical delay model presented in this paper.<>