An on-chip high-efficiency DC-DC converter with a compact timing edge control circuit

Ton Ogawa, S. Hatanaka, Kenji Taniguchi
{"title":"An on-chip high-efficiency DC-DC converter with a compact timing edge control circuit","authors":"Ton Ogawa, S. Hatanaka, Kenji Taniguchi","doi":"10.1109/VLSIC.2002.1015104","DOIUrl":null,"url":null,"abstract":"We developed an on-chip DC-DC converter with a compact timing edge control circuit operating at high clock frequency. The circuit generates four states to control nearly ideal switchings of output transistors depending on the voltages sensed at two terminals across an off-chip output inductor. High efficiency can be achieved due to nearly exact timing edge control with the aid of a high frequency clock by eliminating the conventional dead time control circuit. The DC-DC converter is fabricated in 0.25 /spl mu/m CMOS process with single polysilicon and triple metal. The experimental results at 2.5 V output show efficiency over 90% with a off-chip filter consisting of a inductor of 220 /spl mu/H and a ceramic capacitor of 47 /spl mu/F. The converter has maximum efficiency of 93.3% with 29 mV ripple at 37 mA load current.","PeriodicalId":162493,"journal":{"name":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","volume":"53 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2002.1015104","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

Abstract

We developed an on-chip DC-DC converter with a compact timing edge control circuit operating at high clock frequency. The circuit generates four states to control nearly ideal switchings of output transistors depending on the voltages sensed at two terminals across an off-chip output inductor. High efficiency can be achieved due to nearly exact timing edge control with the aid of a high frequency clock by eliminating the conventional dead time control circuit. The DC-DC converter is fabricated in 0.25 /spl mu/m CMOS process with single polysilicon and triple metal. The experimental results at 2.5 V output show efficiency over 90% with a off-chip filter consisting of a inductor of 220 /spl mu/H and a ceramic capacitor of 47 /spl mu/F. The converter has maximum efficiency of 93.3% with 29 mV ripple at 37 mA load current.
片上高效率DC-DC转换器,具有紧凑的定时边缘控制电路
我们开发了一种片上DC-DC转换器,具有紧凑的定时边缘控制电路,工作在高时钟频率下。该电路根据片外输出电感两端感应到的电压,产生四种状态来控制输出晶体管接近理想的开关。通过消除传统的死区控制电路,借助高频时钟实现近乎精确的定时边缘控制,从而实现高效率。该DC-DC变换器采用单多晶硅和三金属的0.25 /spl mu/m CMOS工艺制造。实验结果表明,在2.5 V输出下,采用220 /spl μ l /H电感和47 /spl μ l /F陶瓷电容组成的片外滤波器,效率可达90%以上。该变换器在负载电流为37 mA时,纹波值为29 mV,效率最高达93.3%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信