Power-efficient networking for balanced system designs: early experiences with PCIe

John L. Byrne, Jichuan Chang, Kevin T. Lim, Laura L. Ramirez, Parthasarathy Ranganathan
{"title":"Power-efficient networking for balanced system designs: early experiences with PCIe","authors":"John L. Byrne, Jichuan Chang, Kevin T. Lim, Laura L. Ramirez, Parthasarathy Ranganathan","doi":"10.1145/2039252.2039255","DOIUrl":null,"url":null,"abstract":"Recent proposals using low-power processors and Flash-based storage can dramatically improve the energy-efficiency of compute and storage subsystems in data-centric computing. However, in a balanced system design, these changes call for matching improvement in the network subsystem as well. Conventional Ethernet-based networks are a potential energy-efficiency bottleneck due to the limited performance of gigabit Ethernet and the high power overhead of 10-gigbit Ethernet. In this paper, we evaluate the benefits of using an alternative, high-bandwidth, low-power, interconnect---PCIe---for power-efficient networking. Our experiments using PCIe's Non-Transparent Bridging for data transfer demonstrate significant performance gains at lower power, leading to 60--124% better energy efficiency. Early experiences with PCIe clustering also point to several challenges of PCIe-based networks and new opportunities for low-latency power-efficient datacenter networking.","PeriodicalId":112226,"journal":{"name":"Power-Aware Computer Systems","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-10-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Power-Aware Computer Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/2039252.2039255","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

Recent proposals using low-power processors and Flash-based storage can dramatically improve the energy-efficiency of compute and storage subsystems in data-centric computing. However, in a balanced system design, these changes call for matching improvement in the network subsystem as well. Conventional Ethernet-based networks are a potential energy-efficiency bottleneck due to the limited performance of gigabit Ethernet and the high power overhead of 10-gigbit Ethernet. In this paper, we evaluate the benefits of using an alternative, high-bandwidth, low-power, interconnect---PCIe---for power-efficient networking. Our experiments using PCIe's Non-Transparent Bridging for data transfer demonstrate significant performance gains at lower power, leading to 60--124% better energy efficiency. Early experiences with PCIe clustering also point to several challenges of PCIe-based networks and new opportunities for low-latency power-efficient datacenter networking.
平衡系统设计的节能网络:PCIe的早期经验
最近的建议使用低功耗处理器和基于闪存的存储可以显着提高以数据为中心的计算和存储子系统的能源效率。然而,在平衡的系统设计中,这些变化也要求在网络子系统中进行相应的改进。由于千兆以太网的有限性能和10千兆以太网的高功率开销,传统的基于以太网的网络是一个潜在的能效瓶颈。在本文中,我们评估了使用另一种高带宽、低功耗互连——PCIe——实现节能网络的好处。我们使用PCIe的非透明桥接进行数据传输的实验表明,在较低功耗下,性能得到了显着提高,能效提高了60- 124%。早期使用PCIe集群的经验也指出了基于PCIe的网络的一些挑战,以及低延迟节能数据中心网络的新机遇。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信