Bi-thread microcontroller as digital signal processor

Abstract

A bi-thread pipeline RISC microcontroller working together with a simple but efficient arithmetic coprocessor is proposed as digital signal processor. The structure has a Dual Architecture in which the main thread is used to manage the interfacing process and to run the algorithm and the slave thread is used only to control the "hard" computation in the arithmetic coprocessor that performs the sum of products. For coprocessor we have a sequential machine with a good mean working time. The paper presents the machine architecture and the associated organisation.