A fully-integrated ultra-wideband power amplifier in CMOS Silicon on Sapphire technology

S. Helmi, Jie Cui, S. Mohammadi
{"title":"A fully-integrated ultra-wideband power amplifier in CMOS Silicon on Sapphire technology","authors":"S. Helmi, Jie Cui, S. Mohammadi","doi":"10.1109/SIRF.2016.7445487","DOIUrl":null,"url":null,"abstract":"A fully-integrated ultra-wideband power amplifier (PA) for multi-mode multi-band applications is designed and implemented in a standard 0.25 μm Ultra-CMOS Silicon-on-Sapphire (SOS) technology. The PA consists of two series stacked Cascode configuration to achieve high output power while maintaining stability. The PA utilizes stacked transistor switches at the input to extend the operation bandwidth without affecting its saturated output power. The PA delivers a saturated output power (PSAT) of 27 dBm (0.5 W) over a frequency range of 1.8 to 3.4 GHz with power added efficiency (PAE) and drain efficiency (DE) of higher than 20% and 29% at a supply voltage of 7 V, respectively.","PeriodicalId":138697,"journal":{"name":"2016 IEEE 16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIRF.2016.7445487","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A fully-integrated ultra-wideband power amplifier (PA) for multi-mode multi-band applications is designed and implemented in a standard 0.25 μm Ultra-CMOS Silicon-on-Sapphire (SOS) technology. The PA consists of two series stacked Cascode configuration to achieve high output power while maintaining stability. The PA utilizes stacked transistor switches at the input to extend the operation bandwidth without affecting its saturated output power. The PA delivers a saturated output power (PSAT) of 27 dBm (0.5 W) over a frequency range of 1.8 to 3.4 GHz with power added efficiency (PAE) and drain efficiency (DE) of higher than 20% and 29% at a supply voltage of 7 V, respectively.
一个完全集成的超宽带功率放大器在CMOS硅蓝宝石技术
采用标准的0.25 μm超cmos蓝宝石上硅(SOS)技术设计并实现了一款适用于多模多频段应用的全集成超宽带功率放大器(PA)。PA由两个串联堆叠的Cascode配置组成,在保持稳定性的同时实现高输出功率。放大器在输入端使用堆叠晶体管开关,在不影响其饱和输出功率的情况下延长工作带宽。在1.8 ~ 3.4 GHz频率范围内,PA的饱和输出功率(PSAT)为27 dBm (0.5 W),在7v电源电压下,功率附加效率(PAE)和漏极效率(DE)分别高于20%和29%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信