An analog front-end with integrated notch filter for 3–5 GHz UWB receivers in 0.13 μm CMOS

Alessio Vallese, A. Bevilacqua, C. Sandner, M. Tiebout, A. Gerosa, A. Neviani
{"title":"An analog front-end with integrated notch filter for 3–5 GHz UWB receivers in 0.13 μm CMOS","authors":"Alessio Vallese, A. Bevilacqua, C. Sandner, M. Tiebout, A. Gerosa, A. Neviani","doi":"10.1109/ESSCIRC.2007.4430265","DOIUrl":null,"url":null,"abstract":"A 3-5 GHz UWB receiver front-end employs a notch filter to deal with out-of-band blockers coming from Wi- Fi systems. The front-end draws a total of 20 mA from a 1.5 V supply (excluding the notch filter) and features a 3-step variable gain, with a maximum gain of 25 dB. The notch Alter provides as much as 36 dB of attenuation with a power consumption penalty of less than 20% and improves the linearity of the circuit by at least 6 dB. An algorithm for the automatic tuning and calibration of the filter is also demonstrated.","PeriodicalId":121828,"journal":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2007.4430265","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A 3-5 GHz UWB receiver front-end employs a notch filter to deal with out-of-band blockers coming from Wi- Fi systems. The front-end draws a total of 20 mA from a 1.5 V supply (excluding the notch filter) and features a 3-step variable gain, with a maximum gain of 25 dB. The notch Alter provides as much as 36 dB of attenuation with a power consumption penalty of less than 20% and improves the linearity of the circuit by at least 6 dB. An algorithm for the automatic tuning and calibration of the filter is also demonstrated.
一种集成陷波滤波器的模拟前端,用于0.13 μm CMOS的3-5 GHz UWB接收器
一个3- 5ghz的UWB接收器前端采用陷波滤波器来处理来自Wi- Fi系统的带外阻塞。前端从1.5 V电源(不包括陷波滤波器)共吸收20 mA,并具有3步可变增益,最大增益为25 dB。notch Alter提供多达36db的衰减,功耗损失低于20%,并将电路的线性度提高至少6db。并给出了一种滤波器的自动调谐和标定算法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信