Arithmetic circuit fault detection by modular encoding

A. Svoboda
{"title":"Arithmetic circuit fault detection by modular encoding","authors":"A. Svoboda","doi":"10.1109/ARITH.1978.6155757","DOIUrl":null,"url":null,"abstract":"Design principles of self checking digital circuits are in the focus of the general interest and many papers exist treating that subject. The use of special data encoding techniques, suitable algorithms of arithmetic, special hardware elements have been proposed long ago. The purpose of this paper is to show that the design can produce rather simple self checking circuit when the design principles are chosen which collaborate harmoniously: 1) decimal numerical system is used 2) decimal digit d ε {0, 1, …, 9} is represented in the Diamond Code by the 5-bit binary number f = 3·d + 2 3) decimal digits' addition algorithm introduced here is simple and effective so that 10 decimal digits can be added in parallel 4) implementation of the addition algorithm by conventional Full Adders results in in a single fault detecting circuit. The design of a decimal adder for 10 decimal numbers, each with 10 digits, is described here as an illustration. It shows the way how to design other decimal arithmetic circuits which are single fault detecting, for instance a multiplier (derived from the adder for 10 decimal numbers).","PeriodicalId":443215,"journal":{"name":"1978 IEEE 4th Symposium onomputer Arithmetic (ARITH)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1978-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1978 IEEE 4th Symposium onomputer Arithmetic (ARITH)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ARITH.1978.6155757","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Design principles of self checking digital circuits are in the focus of the general interest and many papers exist treating that subject. The use of special data encoding techniques, suitable algorithms of arithmetic, special hardware elements have been proposed long ago. The purpose of this paper is to show that the design can produce rather simple self checking circuit when the design principles are chosen which collaborate harmoniously: 1) decimal numerical system is used 2) decimal digit d ε {0, 1, …, 9} is represented in the Diamond Code by the 5-bit binary number f = 3·d + 2 3) decimal digits' addition algorithm introduced here is simple and effective so that 10 decimal digits can be added in parallel 4) implementation of the addition algorithm by conventional Full Adders results in in a single fault detecting circuit. The design of a decimal adder for 10 decimal numbers, each with 10 digits, is described here as an illustration. It shows the way how to design other decimal arithmetic circuits which are single fault detecting, for instance a multiplier (derived from the adder for 10 decimal numbers).
基于模块化编码的算术电路故障检测
数字电路的自检设计原理一直是人们关注的焦点,目前已有许多论文对这一问题进行了研究。使用特殊的数据编码技术、合适的算术算法、特殊的硬件元件早就提出了。本文的目的是表明,当选择和谐协作的设计原则时,设计可以产生相当简单的自检电路:1)采用十进制数字系统;2)十进制数字d ε{0,1,…,9}在Diamond Code中用5位二进制数f = 3·d + 2表示;3)本文介绍的十进制数字加法算法简单有效,可以并行地对10个十进制数字进行加法;4)加法算法采用传统的全加法器实现,可以在单个故障检测电路中实现。为10个十进制数设计的十进制加法器,每个十进制数有10位,这里描述为一个示例。它展示了如何设计其他的十进制算术电路的单故障检测,如乘法器(衍生自10十进制数的加法器)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信