An automatic DC-Offset cancellation method and circuit for RF transceivers

Ken Xu, M. Cai, Xiao-Yong He, Zhijian Chen, Weiguo Zheng
{"title":"An automatic DC-Offset cancellation method and circuit for RF transceivers","authors":"Ken Xu, M. Cai, Xiao-Yong He, Zhijian Chen, Weiguo Zheng","doi":"10.1109/ASICON.2015.7517123","DOIUrl":null,"url":null,"abstract":"This paper presents a novel low-cost automatic DC-Offset cancellation method and circuit for DAC in RF transmitter. The automatic DC-Offset cancellation block consists of one voltage comparator, one 5-bit R-2R auxiliary DAC and a SAR digital block. The proposed DC-Offset cancellation works during power-on sequence, then stores the value of control word in registers and shuts down the comparator and SAR block to save power after the cancellation operation. Unlike other methods, the proposed method has no influence on the desired signal, and does not disturb the work of transceiver. The proposed block is fabricated in 0.13um CMOS process as one sub-block of a RF transceiver. It occupies only 100um * 200um active area, and consumes only 100uA current under 1.2 V power supply. It is a low-cost solution for cancelling DC-Offset voltage both in receivers and transmitters.","PeriodicalId":382098,"journal":{"name":"International Conference on ASIC","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON.2015.7517123","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper presents a novel low-cost automatic DC-Offset cancellation method and circuit for DAC in RF transmitter. The automatic DC-Offset cancellation block consists of one voltage comparator, one 5-bit R-2R auxiliary DAC and a SAR digital block. The proposed DC-Offset cancellation works during power-on sequence, then stores the value of control word in registers and shuts down the comparator and SAR block to save power after the cancellation operation. Unlike other methods, the proposed method has no influence on the desired signal, and does not disturb the work of transceiver. The proposed block is fabricated in 0.13um CMOS process as one sub-block of a RF transceiver. It occupies only 100um * 200um active area, and consumes only 100uA current under 1.2 V power supply. It is a low-cost solution for cancelling DC-Offset voltage both in receivers and transmitters.
一种用于射频收发器的自动直流偏置消除方法和电路
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信