Efficient worst case timing analysis of data caching

Sung-Kwan Kim, S. Min, Rhan Ha
{"title":"Efficient worst case timing analysis of data caching","authors":"Sung-Kwan Kim, S. Min, Rhan Ha","doi":"10.1109/RTTAS.1996.509540","DOIUrl":null,"url":null,"abstract":"Recent progress in worst case timing analysis of programs has made it possible to perform accurate timing analysis of pipelined execution and instruction caching. However there has not been much progress in worst case timing analysis of data caching. This is mainly due to load/store instructions that reference multiple memory locations such as those used to implement array and pointer based references. These load/store instructions are called dynamic load/store instructions and most current analysis techniques take a very conservative approach to their timing analysis. In many cases, it is assumed that each of the references from a dynamic load/store instruction will miss in the cache and replace a cache block that would otherwise lead to a cache hit. This conservative approach results in severe overestimation of the worst case execution time (WCET). The paper proposes two techniques to minimize the WCET overestimation due to such load/store instructions. The first technique uses a global data flow analysis technique to reduce the number of load/store instructions that are misclassified as dynamic load/store instructions. The second technique utilizes data dependence analysis to minimize the adverse impact of dynamic load/store instructions. The paper also compares the WCET bounds of simple benchmark programs that are predicted with and without applying the proposed techniques. The results show that they significantly (up to 20%) improve the accuracy of WCET estimation especially for programs with a large number of references from dynamic load/store instructions.","PeriodicalId":324830,"journal":{"name":"Proceedings Real-Time Technology and Applications","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"118","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Real-Time Technology and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RTTAS.1996.509540","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 118

Abstract

Recent progress in worst case timing analysis of programs has made it possible to perform accurate timing analysis of pipelined execution and instruction caching. However there has not been much progress in worst case timing analysis of data caching. This is mainly due to load/store instructions that reference multiple memory locations such as those used to implement array and pointer based references. These load/store instructions are called dynamic load/store instructions and most current analysis techniques take a very conservative approach to their timing analysis. In many cases, it is assumed that each of the references from a dynamic load/store instruction will miss in the cache and replace a cache block that would otherwise lead to a cache hit. This conservative approach results in severe overestimation of the worst case execution time (WCET). The paper proposes two techniques to minimize the WCET overestimation due to such load/store instructions. The first technique uses a global data flow analysis technique to reduce the number of load/store instructions that are misclassified as dynamic load/store instructions. The second technique utilizes data dependence analysis to minimize the adverse impact of dynamic load/store instructions. The paper also compares the WCET bounds of simple benchmark programs that are predicted with and without applying the proposed techniques. The results show that they significantly (up to 20%) improve the accuracy of WCET estimation especially for programs with a large number of references from dynamic load/store instructions.
高效的数据缓存最坏情况定时分析
在程序的最坏情况定时分析方面的最新进展使得对流水线执行和指令缓存进行精确的定时分析成为可能。然而,在数据缓存的最坏情况时间分析方面并没有取得太大进展。这主要是由于load/store指令引用了多个内存位置,例如那些用于实现基于数组和指针的引用的指令。这些加载/存储指令被称为动态加载/存储指令,目前大多数分析技术对其时序分析采取非常保守的方法。在许多情况下,假设来自动态加载/存储指令的每个引用都将在缓存中丢失,并替换缓存块,否则将导致缓存命中。这种保守的方法导致对最坏情况执行时间(WCET)的严重高估。本文提出了两种技术来最小化由于这种加载/存储指令而导致的WCET高估。第一种技术使用全局数据流分析技术来减少被错误分类为动态加载/存储指令的加载/存储指令的数量。第二种技术利用数据依赖性分析来最小化动态负载/存储指令的不利影响。本文还比较了使用和不使用所提出的技术预测的简单基准程序的WCET边界。结果表明,它们显著(高达20%)提高了WCET估计的准确性,特别是对于具有大量动态加载/存储指令引用的程序。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信