B. Lai, R. Walker
{"title":"A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit","authors":"B. Lai, R. Walker","doi":"10.1109/ISSCC.1991.689102","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":360958,"journal":{"name":"1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-02-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"54","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1991.689102","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 54