Using simulation in semiconductor fabrication

Abstract

The authors describe how the use of simulation technology captures the dynamics and interdependencies of very-large-scale-integration (VLSI) fabrication. A case study of a photolithography cell demonstrates how simulation is used to perform capacity planning to optimize the production line. The emphasis is on identifying the bottleneck areas and evaluating proposed changes to minimize the time to market of proprietary chips.<>