M. Yoshida, T. Akaogi, M. Higuchi, K. Shirai, I. Tanaka
{"title":"An 80ns address-date multiplex 1mb CMOS EPROM","authors":"M. Yoshida, T. Akaogi, M. Higuchi, K. Shirai, I. Tanaka","doi":"10.1109/ISSCC.1987.1157235","DOIUrl":null,"url":null,"abstract":"This report will cover an EPROM organized as 64K×16b. Precharging techniques achieved an access time of 80ns Light-shielded cells control switching of redundant word lines.","PeriodicalId":102932,"journal":{"name":"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"539 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1987.1157235","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
This report will cover an EPROM organized as 64K×16b. Precharging techniques achieved an access time of 80ns Light-shielded cells control switching of redundant word lines.