High-performance lateral DMOSFET with oxide sidewall-spacers

R. Fujishima, A. Kitamura, Y. Nagayasu
{"title":"High-performance lateral DMOSFET with oxide sidewall-spacers","authors":"R. Fujishima, A. Kitamura, Y. Nagayasu","doi":"10.1109/ISPSD.1994.583768","DOIUrl":null,"url":null,"abstract":"A new lateral DMOSFET which utilizes oxide sidewall-spacers is described. The effective channel length is precisely controlled by the length of the spacer. The lateral DMOSFET with a channel length of 0.4 /spl mu/m shows a low channel resistance keeping high punch-through blocking capability. The process is compatible with the conventional 1 /spl mu/m Bi-CMOS process. The device characteristics are predicted by two-dimensional process and device simulators. Measurement results are also described. The developed DMOSFET shows an excellent specific on-resistance of 0.143 /spl Omega//spl middot/mm/sup 2/ and can withstand up to around 80 V.","PeriodicalId":405897,"journal":{"name":"Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics","volume":"35 5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-05-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1994.583768","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A new lateral DMOSFET which utilizes oxide sidewall-spacers is described. The effective channel length is precisely controlled by the length of the spacer. The lateral DMOSFET with a channel length of 0.4 /spl mu/m shows a low channel resistance keeping high punch-through blocking capability. The process is compatible with the conventional 1 /spl mu/m Bi-CMOS process. The device characteristics are predicted by two-dimensional process and device simulators. Measurement results are also described. The developed DMOSFET shows an excellent specific on-resistance of 0.143 /spl Omega//spl middot/mm/sup 2/ and can withstand up to around 80 V.
具有氧化物侧壁间隔的高性能横向DMOSFET
介绍了一种利用氧化物侧壁间隔片的新型横向DMOSFET。有效通道长度由隔离器的长度精确控制。通道长度为0.4 /spl mu/m的横向DMOSFET显示出低通道电阻,保持高穿通阻塞能力。该工艺与传统的1 /spl mu/m Bi-CMOS工艺兼容。通过二维过程和器件模拟器对器件特性进行了预测。并对测量结果进行了描述。所开发的DMOSFET具有0.143 /spl ω //spl middot/mm/sup 2/的优异导通电阻,可承受高达80 V左右的电压。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信