{"title":"Integration scale increase of processor-arrays by using hierarchical redundancy","authors":"N. Tsuda","doi":"10.1109/ICWSI.1994.291241","DOIUrl":null,"url":null,"abstract":"This paper specifies the relationships between WSI array structures and the maximum WSI integration scales possible when using hierarchical k-out-of-n redundancy configurations having expanded hierarchical levels. An estimate using five kinds of one-dimensional/two-dimensional array-connection models indicates that four-level redundancy configurations can increase the maximum possible integration scales 4 to 64 times over that achieved by single-level configurations according to the complexity of the array-connections. This feature is based on the distribution of defect-tolerance load into the hierarchical structures enhanced by expanding the hierarchical levels.<<ETX>>","PeriodicalId":183733,"journal":{"name":"Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-01-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICWSI.1994.291241","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
This paper specifies the relationships between WSI array structures and the maximum WSI integration scales possible when using hierarchical k-out-of-n redundancy configurations having expanded hierarchical levels. An estimate using five kinds of one-dimensional/two-dimensional array-connection models indicates that four-level redundancy configurations can increase the maximum possible integration scales 4 to 64 times over that achieved by single-level configurations according to the complexity of the array-connections. This feature is based on the distribution of defect-tolerance load into the hierarchical structures enhanced by expanding the hierarchical levels.<>