An implantable 700μW 64-channel neuromodulation IC for simultaneous recording and stimulation with rapid artifact recovery

Benjamin C. Johnson, S. Gambini, I. Izyumin, Ali Moin, Andy Zhou, George Alexandrov, Samantha R. Santacruz, J. Rabaey, J. Carmena, R. Muller
{"title":"An implantable 700μW 64-channel neuromodulation IC for simultaneous recording and stimulation with rapid artifact recovery","authors":"Benjamin C. Johnson, S. Gambini, I. Izyumin, Ali Moin, Andy Zhou, George Alexandrov, Samantha R. Santacruz, J. Rabaey, J. Carmena, R. Muller","doi":"10.23919/VLSIC.2017.8008543","DOIUrl":null,"url":null,"abstract":"We present an 180nm HV CMOS IC for concurrent neural stimulation and recording that combines 64 low-noise recording front-ends and 4 independent stimulators multiplexed to any of the 64 channels. The stimulators have 5mA peak current, 12V compliance and dynamic power management to maximize efficiency. Co-design of the stimulation and recording subsystems resulted in 100mV of recording linear range, 70nV/rtHz noise, and a rapid 1ms (single-sample) artifact recovery during stimulation.","PeriodicalId":176340,"journal":{"name":"2017 Symposium on VLSI Circuits","volume":"74 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"97","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIC.2017.8008543","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 97

Abstract

We present an 180nm HV CMOS IC for concurrent neural stimulation and recording that combines 64 low-noise recording front-ends and 4 independent stimulators multiplexed to any of the 64 channels. The stimulators have 5mA peak current, 12V compliance and dynamic power management to maximize efficiency. Co-design of the stimulation and recording subsystems resulted in 100mV of recording linear range, 70nV/rtHz noise, and a rapid 1ms (single-sample) artifact recovery during stimulation.
一种可植入的700μW 64通道神经调节IC,用于同时记录和刺激并快速恢复伪影
我们提出了一种用于并发神经刺激和记录的180nm HV CMOS IC,它结合了64个低噪声记录前端和4个独立的刺激器,可复用到64个通道中的任何一个。刺激器具有5mA峰值电流,12V合规和动态电源管理,以最大限度地提高效率。刺激和记录子系统的共同设计产生了100mV的记录线性范围,70nV/rtHz噪声,并在刺激期间快速恢复1ms(单样本)伪影。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信