Hidemoto Tomita, H. Eguchi, Shinya Kijima, Norihiro Honda, Tetsuya Yamada, H. Yamawaki, H. Aoki, K. Hamada
{"title":"Wide-voltage SOI-BiCDMOS technology for high-temperature automotive applications","authors":"Hidemoto Tomita, H. Eguchi, Shinya Kijima, Norihiro Honda, Tetsuya Yamada, H. Yamawaki, H. Aoki, K. Hamada","doi":"10.1109/ISPSD.2011.5890782","DOIUrl":null,"url":null,"abstract":"This paper describes a new wide-voltage SOI-BiCDMOS technology for high-temperature automotive applications. This technology is capable of integrating 35V, 60V, and 80V Nch and Pch LDMOS, 35V BJT, and 6V CMOS devices on a single chip. The devices are completely isolated dielectrically using both deep trench isolation (DTI) and a buried oxide (BOX) layer in a silicon-on-insulator (SOI) wafer for stable operation at high temperatures up to 175°C. The devices were developed using a 0.35μm process. In particular, the LDMOS devices have achieved competitive levels of low Ron∗ A and good SOA.","PeriodicalId":132504,"journal":{"name":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"29","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2011.5890782","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 29
Abstract
This paper describes a new wide-voltage SOI-BiCDMOS technology for high-temperature automotive applications. This technology is capable of integrating 35V, 60V, and 80V Nch and Pch LDMOS, 35V BJT, and 6V CMOS devices on a single chip. The devices are completely isolated dielectrically using both deep trench isolation (DTI) and a buried oxide (BOX) layer in a silicon-on-insulator (SOI) wafer for stable operation at high temperatures up to 175°C. The devices were developed using a 0.35μm process. In particular, the LDMOS devices have achieved competitive levels of low Ron∗ A and good SOA.