High efficiency DC-DC buck converter with 60/120-MHz switching frequency and 1-A output current

M. Belloni, E. Bonizzoni, F. Maloberti
{"title":"High efficiency DC-DC buck converter with 60/120-MHz switching frequency and 1-A output current","authors":"M. Belloni, E. Bonizzoni, F. Maloberti","doi":"10.1109/ESSCIRC.2009.5325999","DOIUrl":null,"url":null,"abstract":"This DC-DC buck converter is able to operate up to 120-MHz switching frequency with peak power efficiency of 87% for 75% duty cycle and 93% at 60 MHz. Key feature of this design is a new control method that replaces the conventional op-amp based scheme. The proposed circuit uses a current-mode control and a voltage-to-pulse converter for the PWM. The circuit, fabricated using a 0.18-µm CMOS technology, reaches a peak load regulation of 20 mV/V and line regulation of 0.5 mV/V at 300 mA. The used 36-nH inductance and 4.7-µF capacitor are suitable for SiP realizations.","PeriodicalId":258889,"journal":{"name":"2009 Proceedings of ESSCIRC","volume":"500 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-11-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Proceedings of ESSCIRC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2009.5325999","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

Abstract

This DC-DC buck converter is able to operate up to 120-MHz switching frequency with peak power efficiency of 87% for 75% duty cycle and 93% at 60 MHz. Key feature of this design is a new control method that replaces the conventional op-amp based scheme. The proposed circuit uses a current-mode control and a voltage-to-pulse converter for the PWM. The circuit, fabricated using a 0.18-µm CMOS technology, reaches a peak load regulation of 20 mV/V and line regulation of 0.5 mV/V at 300 mA. The used 36-nH inductance and 4.7-µF capacitor are suitable for SiP realizations.
高效率DC-DC降压变换器,开关频率为60/120 mhz,输出电流为1a
该DC-DC降压变换器能够在高达120 MHz的开关频率下工作,75%占空比时的峰值功率效率为87%,60 MHz时的峰值功率效率为93%。本设计的主要特点是一种新的控制方法,取代了传统的基于运放的方案。所提出的电路使用电流模式控制和电压-脉冲转换器的PWM。该电路采用0.18µm CMOS技术制造,在300 mA时可达到20 mV/V的峰值负载调节和0.5 mV/V的线路调节。所使用的36nh电感和4.7µF电容适用于SiP实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信