An efficient system to develop various soft IPs

J. Bae, Seong-Jun Kyung, M. Ahn, Seong-Sik Kim, Ji-Soo Lim, Wook-Jin Cha, Jong-Oh Lee, H. Kwon, Se-Jin Yoo, Dong-Soo Cho, Jay S. Chae
{"title":"An efficient system to develop various soft IPs","authors":"J. Bae, Seong-Jun Kyung, M. Ahn, Seong-Sik Kim, Ji-Soo Lim, Wook-Jin Cha, Jong-Oh Lee, H. Kwon, Se-Jin Yoo, Dong-Soo Cho, Jay S. Chae","doi":"10.1109/APASIC.2000.896951","DOIUrl":null,"url":null,"abstract":"Evolutional enhancement in VLSI technology makes a complicated system integrated in a chip. To design a system with large complexity, well-designed macro block, IP (Intellectual Property), is preferred to reduce design time enormously. A system, named ART (automatic RTL translation), is developed to generate synthesizable RTL IPs from legacy hard macros. With help of the ART system, we developed a soft IP of an 8-bit embedded microcontroller. The operating frequency of the IP is up to 80 MHz with a 0.6 /spl mu/m CMOS technology. An MCU for Digital Tuning System (DTS) was also developed using the IP with the same technology.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"70 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2000.896951","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Evolutional enhancement in VLSI technology makes a complicated system integrated in a chip. To design a system with large complexity, well-designed macro block, IP (Intellectual Property), is preferred to reduce design time enormously. A system, named ART (automatic RTL translation), is developed to generate synthesizable RTL IPs from legacy hard macros. With help of the ART system, we developed a soft IP of an 8-bit embedded microcontroller. The operating frequency of the IP is up to 80 MHz with a 0.6 /spl mu/m CMOS technology. An MCU for Digital Tuning System (DTS) was also developed using the IP with the same technology.
开发各种软ip的高效系统
超大规模集成电路技术的不断发展使得复杂的系统可以集成在一个芯片上。设计一个大复杂度的系统,最好是设计好的宏块,即IP (Intellectual Property),这样可以大大减少设计时间。开发了一种名为ART(自动RTL翻译)的系统,用于从遗留硬宏生成可合成的RTL ip。借助ART系统,我们开发了一个8位嵌入式微控制器的软IP。IP的工作频率高达80mhz,采用0.6 /spl mu/m CMOS技术。利用该IP技术开发了数字调谐系统(DTS)的单片机。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信