High speed I/O buffer design for MCM

S.J. Yang, T. Chang, Ruey-Wen Chien, E. Wang, T. Gabara, K. Tai, R. Frye
{"title":"High speed I/O buffer design for MCM","authors":"S.J. Yang, T. Chang, Ruey-Wen Chien, E. Wang, T. Gabara, K. Tai, R. Frye","doi":"10.1109/MCMC.1997.569345","DOIUrl":null,"url":null,"abstract":"It is well known that a bare die packaged in a MCM module will be exposed to a better electrical environment. Besides speed improvement, due to the lighter loading effects, chip power consumption can be reduced if conventional CMOS I/O buffers are replaced by some smaller and fancier ones, in which ESD protection mechanisms are removed. In this approach, chip designer must be involved in the task for devising those target chips to be packed into a MCM. In this paper, three types of differential CMOS I/O buffers especially for MCM will be discussed and their performances compared. In addition to the differential types, a new sets of I/O buffers, switchable MCM CMOS I/Os, meeting both MCM and PWB requirements, will also be investigated. And finally, the simulation and experiment results will follow.","PeriodicalId":412444,"journal":{"name":"Proceedings 1997 IEEE Multi-Chip Module Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-02-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 1997 IEEE Multi-Chip Module Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCMC.1997.569345","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

It is well known that a bare die packaged in a MCM module will be exposed to a better electrical environment. Besides speed improvement, due to the lighter loading effects, chip power consumption can be reduced if conventional CMOS I/O buffers are replaced by some smaller and fancier ones, in which ESD protection mechanisms are removed. In this approach, chip designer must be involved in the task for devising those target chips to be packed into a MCM. In this paper, three types of differential CMOS I/O buffers especially for MCM will be discussed and their performances compared. In addition to the differential types, a new sets of I/O buffers, switchable MCM CMOS I/Os, meeting both MCM and PWB requirements, will also be investigated. And finally, the simulation and experiment results will follow.
MCM高速I/O缓冲器设计
众所周知,封装在MCM模块中的裸晶片将暴露在更好的电气环境中。除了速度的提高,由于更轻的负载效应,如果将传统的CMOS I/O缓冲器替换为一些更小、更漂亮的缓冲器,去掉ESD保护机制,芯片功耗可以降低。在这种方法中,芯片设计者必须参与设计这些目标芯片以装入MCM的任务。本文讨论了三种专用于MCM的差分CMOS I/O缓冲器,并比较了它们的性能。除了不同类型之外,还将研究一套新的I/O缓冲器,可切换的MCM CMOS I/O,满足MCM和PWB的要求。最后给出了仿真和实验结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信