Mitigating soft errors in SRAM-based FPGAs by using large grain TMR with selective partial reconfiguration

Abstract

This work presents a method that allows dynamic partial reconfiguration with triple modular redundancy in SRAM-based FPGAs fault-tolerant designs. Experimental results show reduced time and energy in fault recovery compared to XTMR with scrubbing.