Digital design vercation based on P-stable semantics

Abstract

We propose a framework for digital design veri based on symbolic model checking. This framework is an approach based on a novel semantics called p-stable. Ad-ditionally, we sketch how the proposed approach can be applied to verify a hardware circuit property. Key words Verication, Symbolic model checking, p-stable semantics