Prop-rammable architectures - Session 19

J. Wright
{"title":"Prop-rammable architectures - Session 19","authors":"J. Wright","doi":"10.1109/cicc.2004.1358837","DOIUrl":null,"url":null,"abstract":"Structured ASICs consist of a regular array of pre-designed logic elements that can be interconnected as needed to implement a user's circuit. The \"programming\" of these devices involves fabricating a small number of metal mask or via layers in a silicon foundry. Since most of the mask layers on the chip are the same for all designs, with only the final metal or via layers being customized for a particular circuit, manufacturing time, and risk, is decreased compared to traditional standard cell ASICs. Our first three papers examine design issues for structured ASICs.","PeriodicalId":407909,"journal":{"name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","volume":"30 24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/cicc.2004.1358837","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Structured ASICs consist of a regular array of pre-designed logic elements that can be interconnected as needed to implement a user's circuit. The "programming" of these devices involves fabricating a small number of metal mask or via layers in a silicon foundry. Since most of the mask layers on the chip are the same for all designs, with only the final metal or via layers being customized for a particular circuit, manufacturing time, and risk, is decreased compared to traditional standard cell ASICs. Our first three papers examine design issues for structured ASICs.
可编程架构-第19部分
结构化asic由预先设计的逻辑元件组成,这些逻辑元件可以根据需要相互连接以实现用户的电路。这些设备的“编程”涉及在硅铸造厂制造少量金属掩膜或通过层。由于芯片上的大多数掩模层对于所有设计都是相同的,只有最终金属层或通孔层是为特定电路定制的,因此与传统的标准单元asic相比,制造时间和风险都降低了。我们的前三篇论文研究了结构化asic的设计问题。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信