Capacitance coupling immune, transient sensitive accelerator for resistive interconnection signals of sub-quarter micron ULSI

Tomofumi lima, M. Mizuno, T. Horiuchi, M. Yamashina
{"title":"Capacitance coupling immune, transient sensitive accelerator for resistive interconnection signals of sub-quarter micron ULSI","authors":"Tomofumi lima, M. Mizuno, T. Horiuchi, M. Yamashina","doi":"10.1109/VLSIC.1995.520674","DOIUrl":null,"url":null,"abstract":"We have developed a new circuit scheme that reduces the delay time caused by large interconnection resistances. Also, this circuit immunizes cross talk caused at scaled interconnections of sub-quarter micron ULSIs. The reduction of the delay time is 60% and output fluctuation is improved to negligibly small magnitude. The proposed circuit can be applied to bi-directional signal communication without adding further hardware and is extremely useful for sub-quarter micron ULSIs with scaled resistive interconnections.","PeriodicalId":256846,"journal":{"name":"Digest of Technical Papers., Symposium on VLSI Circuits.","volume":"74 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-06-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"28","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., Symposium on VLSI Circuits.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1995.520674","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 28

Abstract

We have developed a new circuit scheme that reduces the delay time caused by large interconnection resistances. Also, this circuit immunizes cross talk caused at scaled interconnections of sub-quarter micron ULSIs. The reduction of the delay time is 60% and output fluctuation is improved to negligibly small magnitude. The proposed circuit can be applied to bi-directional signal communication without adding further hardware and is extremely useful for sub-quarter micron ULSIs with scaled resistive interconnections.
用于亚四分之一微米ULSI电阻互连信号的抗电容耦合、瞬态灵敏加速器
我们开发了一种新的电路方案,减少了由大互连电阻引起的延迟时间。此外,该电路还可以消除亚四分之一微米ulsi在按比例互连时产生的串扰。延时减少60%,输出波动减小到可以忽略不计的量级。所提出的电路可以应用于双向信号通信,而无需增加进一步的硬件,并且对于具有缩放电阻互连的亚四分之一微米ulsi非常有用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信