Test set compaction for combinational circuits

Abstract

Test set compaction for combinational circuits is studied. Two active compaction methods, forced pair-merging and essential fault pruning, are developed to reduce a given test set. Together these two methods, the compacted test size is smaller than known best results by more than 20% and is only 20% larger than the established lower bound.<>