Software acceleration using coprocessors: is it worth the effort?

M. Edwards
{"title":"Software acceleration using coprocessors: is it worth the effort?","authors":"M. Edwards","doi":"10.1109/HSC.1997.584592","DOIUrl":null,"url":null,"abstract":"A commonly accepted technique in hardware/software co-design is to implement as many system functions as possible in software and to move performance-critical functions into special-purpose external hardware in order to either satisfy timing constraints or reduce the overall execution time of a program-this is known as \"software acceleration\". This paper investigates the limits to the performance enhancements obtainable using software acceleration techniques. A practical target architecture, based on the use of programmable logic, is used to illustrate the problems associated with software acceleration. It is shown that, normally, little benefit can be obtained by applying software acceleration methods to general-purpose applications. Whereas software acceleration can profitably be used in a limited number of special-purpose applications, a designer would probably be better off developing ASIP (application-specific instruction-set processor) components, based on heterogeneous multiprocessor architectures.","PeriodicalId":104833,"journal":{"name":"Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE '97","volume":"157 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE '97","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HSC.1997.584592","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

A commonly accepted technique in hardware/software co-design is to implement as many system functions as possible in software and to move performance-critical functions into special-purpose external hardware in order to either satisfy timing constraints or reduce the overall execution time of a program-this is known as "software acceleration". This paper investigates the limits to the performance enhancements obtainable using software acceleration techniques. A practical target architecture, based on the use of programmable logic, is used to illustrate the problems associated with software acceleration. It is shown that, normally, little benefit can be obtained by applying software acceleration methods to general-purpose applications. Whereas software acceleration can profitably be used in a limited number of special-purpose applications, a designer would probably be better off developing ASIP (application-specific instruction-set processor) components, based on heterogeneous multiprocessor architectures.
使用协处理器的软件加速:值得吗?
在硬件/软件协同设计中,一种普遍接受的技术是在软件中实现尽可能多的系统功能,并将性能关键功能转移到专用的外部硬件中,以满足时间限制或减少程序的总体执行时间——这被称为“软件加速”。本文研究了使用软件加速技术可获得的性能增强的限制。一个基于可编程逻辑的实用目标体系结构被用来说明与软件加速相关的问题。结果表明,通常情况下,将软件加速方法应用于通用应用程序所能获得的效益很小。虽然软件加速可以在有限数量的特殊用途应用程序中使用,但设计人员可能更好地开发基于异构多处理器体系结构的ASIP(特定于应用程序的指令集处理器)组件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信