Up to 80-Gbit/s operations of 1:4 demultiplexer IC with InP HBTs

K. Sano, H. Fukuyama, K. Murata, K. Kurishima, N. Kashio, T. Enoki, H. Sugahara
{"title":"Up to 80-Gbit/s operations of 1:4 demultiplexer IC with InP HBTs","authors":"K. Sano, H. Fukuyama, K. Murata, K. Kurishima, N. Kashio, T. Enoki, H. Sugahara","doi":"10.1109/CSICS.2005.1531834","DOIUrl":null,"url":null,"abstract":"We report up to 80-Gbit/s operations of a 1:4 demultiplexer (DMX) IC with InP HBTs of f/sub T/=292 GHz, f/sub max/=308 GHz. The circuit features are 1) the multiphase clock (MPC) architecture to suppress the increase of the power consumption, and 2) the high collector current density of 5.0 mA//spl mu/m/sup 2/ for the fastest circuit blocks. To measure the IC at over 50 Gbit/s where available data pulse pattern generators (PPGs) are few, we constructed two-types of data PPGs, which were a purely electrical PPG (E-PPG) and an optoelectronic PPG (OE-PPG). With these technologies, we successfully confirmed the operations up to 80 Gbit/s for the 1:4 DMX IC.","PeriodicalId":149955,"journal":{"name":"IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05.","volume":"11 10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2005.1531834","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

We report up to 80-Gbit/s operations of a 1:4 demultiplexer (DMX) IC with InP HBTs of f/sub T/=292 GHz, f/sub max/=308 GHz. The circuit features are 1) the multiphase clock (MPC) architecture to suppress the increase of the power consumption, and 2) the high collector current density of 5.0 mA//spl mu/m/sup 2/ for the fastest circuit blocks. To measure the IC at over 50 Gbit/s where available data pulse pattern generators (PPGs) are few, we constructed two-types of data PPGs, which were a purely electrical PPG (E-PPG) and an optoelectronic PPG (OE-PPG). With these technologies, we successfully confirmed the operations up to 80 Gbit/s for the 1:4 DMX IC.
最高80gbit /s的操作1:4解复用IC与InP HBTs
我们报告了一种1:4解复用器(DMX) IC的高达80 gbit /s的操作,其InP HBTs为f/sub T/=292 GHz, f/sub max/=308 GHz。该电路的特点是:1)采用多相时钟(MPC)架构,抑制了功耗的增加;2)集电极电流密度高,达到5.0 mA//spl mu/m/sup 2/,速度最快。为了在可用数据脉冲模式发生器(PPG)很少的情况下测量超过50 Gbit/s的IC,我们构建了两种类型的数据PPG,即纯电PPG (E-PPG)和光电子PPG (OE-PPG)。通过这些技术,我们成功地确认了1:4 DMX IC高达80 Gbit/s的运行速度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信