Byoung-Hee Yoon, J. Choi, Jong-Hak Hwang, Heung-Soo Kim
{"title":"A study on the constructions of MOVAGs based on algorithm for multiple-valued logic function manipulation and the circuit design using T-gate","authors":"Byoung-Hee Yoon, J. Choi, Jong-Hak Hwang, Heung-Soo Kim","doi":"10.1109/TENCON.1999.818433","DOIUrl":null,"url":null,"abstract":"The multiple-valued decision diagram (MDD) and the ordered MDD (OMDD) are used widely to represent multiple-valued logic functions. In the case of p-value n-variable, the number of nodes that increase to p/sup (n-1)/ certainly are reduced by using the reduced OMDD (ROMDD). However, multi-variables derive much more processing time. To improve this problem, the multiple-valued logic function must be represented by the output value array graphs (OVAG) with an input implicit/output explicit relation in binary systems. The representation of the MDD in a difficult situation derives an easier graph with an output value array by using the multi-OVAG (MOVAG). We propose the implementation method of the MOVAG and algorithm for the transition to MOVAG in the circuit. We verify the development of the processing time according to the reduced nodes.","PeriodicalId":121142,"journal":{"name":"Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030)","volume":"367 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENCON.1999.818433","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
The multiple-valued decision diagram (MDD) and the ordered MDD (OMDD) are used widely to represent multiple-valued logic functions. In the case of p-value n-variable, the number of nodes that increase to p/sup (n-1)/ certainly are reduced by using the reduced OMDD (ROMDD). However, multi-variables derive much more processing time. To improve this problem, the multiple-valued logic function must be represented by the output value array graphs (OVAG) with an input implicit/output explicit relation in binary systems. The representation of the MDD in a difficult situation derives an easier graph with an output value array by using the multi-OVAG (MOVAG). We propose the implementation method of the MOVAG and algorithm for the transition to MOVAG in the circuit. We verify the development of the processing time according to the reduced nodes.