Design and implementation of a general-purpose processor for space systems

J. Perschy
{"title":"Design and implementation of a general-purpose processor for space systems","authors":"J. Perschy","doi":"10.1109/DASC.1999.821998","DOIUrl":null,"url":null,"abstract":"The requirements for this processor were established using the experience of the hardware and software designers in the APL Space Department. The use of commercial hardware and software products, combined with an error- and fault-tolerant architecture, resulted in a low-cost design without adversely affecting overall reliability. The processor's architecture and mechanical design, and hardware and software test and validation methods are described.","PeriodicalId":269139,"journal":{"name":"Gateway to the New Millennium. 18th Digital Avionics Systems Conference. Proceedings (Cat. No.99CH37033)","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Gateway to the New Millennium. 18th Digital Avionics Systems Conference. Proceedings (Cat. No.99CH37033)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DASC.1999.821998","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The requirements for this processor were established using the experience of the hardware and software designers in the APL Space Department. The use of commercial hardware and software products, combined with an error- and fault-tolerant architecture, resulted in a low-cost design without adversely affecting overall reliability. The processor's architecture and mechanical design, and hardware and software test and validation methods are described.
空间系统通用处理器的设计与实现
该处理器的要求是根据APL航天部门的硬件和软件设计人员的经验确定的。商业硬件和软件产品的使用,结合容错和容错架构,产生了低成本的设计,而不会对整体可靠性产生不利影响。介绍了处理器的结构和结构设计,以及硬件和软件的测试和验证方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信