A High-level Model to Leverage NoC-based Many-core Research

I. I. Weber, Angelo Elias Dalzotto, F. Moraes
{"title":"A High-level Model to Leverage NoC-based Many-core Research","authors":"I. I. Weber, Angelo Elias Dalzotto, F. Moraes","doi":"10.1109/SBCCI55532.2022.9893235","DOIUrl":null,"url":null,"abstract":"This work presents Chronos-V, a Many-Core System-on-Chip (MCSoC) that adopts abstract hardware mod-eling, executing the freeRTOS Operating System (OS) at each processing element (PE). The system architecture contains two regions: (i) General Purpose Processing Elements (GPPE), re-sponsible for executing user applications; (ii) peripherals that provide IO capabilities or hardware acceleration to the system. The freeRTOS kernel provides scheduling for application tasks, with modules added to it providing a Message Passing Interface (MPI) and system management. The goal is to provide a platform with a parameterizable hardware model that allows software development and evaluation of system management techniques. Results evaluate the simulation speedup by comparing the ab-stract model simulation against an RTL simulation in systems with up to 100 PEs, and thermal management techniques added to the freeRTOS as an API.","PeriodicalId":231587,"journal":{"name":"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"111 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-08-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SBCCI55532.2022.9893235","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This work presents Chronos-V, a Many-Core System-on-Chip (MCSoC) that adopts abstract hardware mod-eling, executing the freeRTOS Operating System (OS) at each processing element (PE). The system architecture contains two regions: (i) General Purpose Processing Elements (GPPE), re-sponsible for executing user applications; (ii) peripherals that provide IO capabilities or hardware acceleration to the system. The freeRTOS kernel provides scheduling for application tasks, with modules added to it providing a Message Passing Interface (MPI) and system management. The goal is to provide a platform with a parameterizable hardware model that allows software development and evaluation of system management techniques. Results evaluate the simulation speedup by comparing the ab-stract model simulation against an RTL simulation in systems with up to 100 PEs, and thermal management techniques added to the freeRTOS as an API.
利用基于noc的多核研究的高级模型
这项工作提出了Chronos-V,一个多核片上系统(MCSoC),采用抽象硬件建模,在每个处理元素(PE)上执行freeRTOS操作系统(OS)。系统架构包含两个区域:(i)通用处理元素(GPPE),负责执行用户应用程序;(ii)为系统提供IO功能或硬件加速的外设。freeRTOS内核为应用程序任务提供调度,其中添加了提供消息传递接口(MPI)和系统管理的模块。目标是提供一个具有可参数化硬件模型的平台,该模型允许对系统管理技术进行软件开发和评估。结果通过将lab - abstract模型仿真与RTL仿真在多达100个pe的系统中进行比较,以及将热管理技术作为API添加到freeRTOS中,来评估仿真加速。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信