Highly manufacturable 4 Gb DRAM using using 0.11 /spl mu/m DRAM technology

H. Jeong, W.S. Yang, Y. Hwang, C. Cho, S. Park, S. Ahn, Y. Chun, S. shin, S.H. Song, J.Y. Lee, S. Jang, C.H. Lee, J. Jeong, M. Cho, J.K. Lee, Kinam Kim
{"title":"Highly manufacturable 4 Gb DRAM using using 0.11 /spl mu/m DRAM technology","authors":"H. Jeong, W.S. Yang, Y. Hwang, C. Cho, S. Park, S. Ahn, Y. Chun, S. shin, S.H. Song, J.Y. Lee, S. Jang, C.H. Lee, J. Jeong, M. Cho, J.K. Lee, Kinam Kim","doi":"10.1109/IEDM.2000.904328","DOIUrl":null,"url":null,"abstract":"4 Gb DRAM has been developed successfully using 0.11 /spl mu/m DRAM technology. Considering manufacturability, we have focused on developing patterning technology that makes 0.11 /spl mu/m design rules possible using KrF lithography. Also, novel DRAM technologies, which have a big influence on the future DRAM integration, are developed as follows:, using novel oxide (SOG) for the enhanced capability of gap-filling, borderless metal contact and stud processes, line-type storage node SAC, thin gate oxide, and CVD Al process for metal interconnections.","PeriodicalId":276800,"journal":{"name":"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2000.904328","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

4 Gb DRAM has been developed successfully using 0.11 /spl mu/m DRAM technology. Considering manufacturability, we have focused on developing patterning technology that makes 0.11 /spl mu/m design rules possible using KrF lithography. Also, novel DRAM technologies, which have a big influence on the future DRAM integration, are developed as follows:, using novel oxide (SOG) for the enhanced capability of gap-filling, borderless metal contact and stud processes, line-type storage node SAC, thin gate oxide, and CVD Al process for metal interconnections.
高度可制造的4gb DRAM采用0.11 /spl mu/m DRAM技术
采用0.11 /spl mu/m DRAM技术成功开发了4gb DRAM。考虑到可制造性,我们专注于开发图案技术,使用KrF光刻技术使0.11 /spl mu/m设计规则成为可能。此外,对未来DRAM集成化有重大影响的新DRAM技术有:使用新型氧化物(SOG)增强间隙填充能力,无边界金属接触和螺栓工艺,线型存储节点SAC,薄栅氧化物和CVD Al工艺用于金属互连。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信