Impact of Random Process Variations on Different 65nm SRAM Cell Topologies

Abstract

In this paper, the influence of random process variations on different low leakage SRAM topologies has been analyzed. This analysis was performed through extensive Monte Carlo simulations and exploiting a commercial 65 nm technology. Simulation results demonstrate that the Low Vdd SRAM cell presents the best trade-off between performances and robustness against random process variations.