Common-mode rejection ratio analysis of rail-rail input stage fully differential two-stage OP-AMP

K. Trijpech
{"title":"Common-mode rejection ratio analysis of rail-rail input stage fully differential two-stage OP-AMP","authors":"K. Trijpech","doi":"10.1109/ISPACS.2007.4445919","DOIUrl":null,"url":null,"abstract":"A fully differential rail-rail input stage and class AB output stage with and without common-mode feedback circuit are proposed. There are at least 4 schematics to be proposed. The first schematic is CMOS rail-rail input stage and class AB output stage without common-mode feedback (CMFB) circuit. The second schematic is CMOS rail-rail input stage and class AB output stage with CMFB circuit. For low voltage operation, the tail current sources of the first and second schematics are removed. As a consequence, there is no voltage drop between drain and source terminals of the current source, and bulk-source voltage effect of the input transistor is removed.","PeriodicalId":220276,"journal":{"name":"2007 International Symposium on Intelligent Signal Processing and Communication Systems","volume":"82 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Symposium on Intelligent Signal Processing and Communication Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPACS.2007.4445919","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A fully differential rail-rail input stage and class AB output stage with and without common-mode feedback circuit are proposed. There are at least 4 schematics to be proposed. The first schematic is CMOS rail-rail input stage and class AB output stage without common-mode feedback (CMFB) circuit. The second schematic is CMOS rail-rail input stage and class AB output stage with CMFB circuit. For low voltage operation, the tail current sources of the first and second schematics are removed. As a consequence, there is no voltage drop between drain and source terminals of the current source, and bulk-source voltage effect of the input transistor is removed.
轨-轨输入级全差动两级运放共模抑制比分析
提出了带共模反馈电路和不带共模反馈电路的全差动轨轨输入级和AB类输出级。至少要提出4个原理图。第一个原理图是没有共模反馈(CMFB)电路的CMOS轨轨输入级和AB类输出级。第二种原理图是CMOS轨轨输入级和AB类输出级,采用CMFB电路。对于低电压操作,移除第一和第二原理图的尾电流源。因此,在电流源的漏极和源端之间没有电压降,并且消除了输入晶体管的体源电压效应。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信