Joonhong Park, David Kim, Ree Jin Joe, JongWan Jo, Younggun Pu, Kangyoon Lee
{"title":"Multi-band PLL for RF wireless charger at 2.4 GHz and 5.8 GHz","authors":"Joonhong Park, David Kim, Ree Jin Joe, JongWan Jo, Younggun Pu, Kangyoon Lee","doi":"10.1109/ISOCC50952.2020.9333120","DOIUrl":null,"url":null,"abstract":"This paper presents an integer-N Phase Locked Loop (PLL) for the use in RF wireless charger systems. The presented design supports 4.3 GHz to 6.3 GHz bands using a push-pull Class-C Voltage Controlled Oscillator (VCO) structure. The 2.4 GHz frequency is generated by dividing 4.8 GHz by 2 times to reduce current consumption. Reference spur levels are lower than -45 dBc. The PLL consumes less than 36 mW from a 1.8 V power supply with a settling time less than 40 µs and the area is 1200 µm × 1100 µm in the TSMC 180 nm CMOS process.","PeriodicalId":270577,"journal":{"name":"2020 International SoC Design Conference (ISOCC)","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-10-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC50952.2020.9333120","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
This paper presents an integer-N Phase Locked Loop (PLL) for the use in RF wireless charger systems. The presented design supports 4.3 GHz to 6.3 GHz bands using a push-pull Class-C Voltage Controlled Oscillator (VCO) structure. The 2.4 GHz frequency is generated by dividing 4.8 GHz by 2 times to reduce current consumption. Reference spur levels are lower than -45 dBc. The PLL consumes less than 36 mW from a 1.8 V power supply with a settling time less than 40 µs and the area is 1200 µm × 1100 µm in the TSMC 180 nm CMOS process.