In-situ contact formation for ultra-low contact resistance NiGe using carrier activation enhancement (CAE) techniques for Ge CMOS

H. Miyoshi, T. Ueno, K. Akiyama, Y. Hirota, T. Kaitsuka
{"title":"In-situ contact formation for ultra-low contact resistance NiGe using carrier activation enhancement (CAE) techniques for Ge CMOS","authors":"H. Miyoshi, T. Ueno, K. Akiyama, Y. Hirota, T. Kaitsuka","doi":"10.1109/VLSIT.2014.6894409","DOIUrl":null,"url":null,"abstract":"We first achieved ultra-low NiGe specific contact resistivities (ρ<sub>c</sub>'s) of 2.3×10<sup>-9</sup>Ωcm<sup>2</sup> and 1.9×10<sup>-8</sup>Ωcm<sup>2</sup>, which were both reduced from the best values ever reported by one order of magnitude, for Ge P- and N-MOS, respectively. The keys to the excellent performance were carrier activation enhancement (CAE) techniques using Ge pre-amorphization implant (PAI) or laser anneal (LA) followed by an in-situ contact process. Impact of ultra-low ρ<sub>c</sub>'s on saturation drive current (Id<sub>sat</sub>) was also simulated for ITRS 2015 HP nFinFET.","PeriodicalId":105807,"journal":{"name":"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"31","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2014.6894409","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 31

Abstract

We first achieved ultra-low NiGe specific contact resistivities (ρc's) of 2.3×10-9Ωcm2 and 1.9×10-8Ωcm2, which were both reduced from the best values ever reported by one order of magnitude, for Ge P- and N-MOS, respectively. The keys to the excellent performance were carrier activation enhancement (CAE) techniques using Ge pre-amorphization implant (PAI) or laser anneal (LA) followed by an in-situ contact process. Impact of ultra-low ρc's on saturation drive current (Idsat) was also simulated for ITRS 2015 HP nFinFET.
利用载流子活化增强(CAE)技术原位形成超低接触电阻的Ge CMOS
我们首先实现了超低的nge比接触电阻率(ρc’s) 2.3×10-9Ωcm2和1.9×10-8Ωcm2,这两个值分别比以往报道的最佳值降低了一个数量级。采用Ge预非晶化植入(PAI)或激光退火(LA)的载流子活化增强(CAE)技术,然后采用原位接触工艺,是实现优异性能的关键。并对ITRS 2015 HP nFinFET超低ρc对饱和驱动电流(Idsat)的影响进行了仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
3.40
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信