H. Miyoshi, T. Ueno, K. Akiyama, Y. Hirota, T. Kaitsuka
{"title":"In-situ contact formation for ultra-low contact resistance NiGe using carrier activation enhancement (CAE) techniques for Ge CMOS","authors":"H. Miyoshi, T. Ueno, K. Akiyama, Y. Hirota, T. Kaitsuka","doi":"10.1109/VLSIT.2014.6894409","DOIUrl":null,"url":null,"abstract":"We first achieved ultra-low NiGe specific contact resistivities (ρ<sub>c</sub>'s) of 2.3×10<sup>-9</sup>Ωcm<sup>2</sup> and 1.9×10<sup>-8</sup>Ωcm<sup>2</sup>, which were both reduced from the best values ever reported by one order of magnitude, for Ge P- and N-MOS, respectively. The keys to the excellent performance were carrier activation enhancement (CAE) techniques using Ge pre-amorphization implant (PAI) or laser anneal (LA) followed by an in-situ contact process. Impact of ultra-low ρ<sub>c</sub>'s on saturation drive current (Id<sub>sat</sub>) was also simulated for ITRS 2015 HP nFinFET.","PeriodicalId":105807,"journal":{"name":"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"31","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2014.6894409","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 31
Abstract
We first achieved ultra-low NiGe specific contact resistivities (ρc's) of 2.3×10-9Ωcm2 and 1.9×10-8Ωcm2, which were both reduced from the best values ever reported by one order of magnitude, for Ge P- and N-MOS, respectively. The keys to the excellent performance were carrier activation enhancement (CAE) techniques using Ge pre-amorphization implant (PAI) or laser anneal (LA) followed by an in-situ contact process. Impact of ultra-low ρc's on saturation drive current (Idsat) was also simulated for ITRS 2015 HP nFinFET.
我们首先实现了超低的nge比接触电阻率(ρc’s) 2.3×10-9Ωcm2和1.9×10-8Ωcm2,这两个值分别比以往报道的最佳值降低了一个数量级。采用Ge预非晶化植入(PAI)或激光退火(LA)的载流子活化增强(CAE)技术,然后采用原位接触工艺,是实现优异性能的关键。并对ITRS 2015 HP nFinFET超低ρc对饱和驱动电流(Idsat)的影响进行了仿真。