Impact of Contact Misalignment on VT for Trench Power Mosfet

Perry Li, R. Qiu, H. Zhou, J. Liu, K. Yang, C. Xu, E. Wu, L. Du, K. Lin, J. Feng, M. Chi
{"title":"Impact of Contact Misalignment on VT for Trench Power Mosfet","authors":"Perry Li, R. Qiu, H. Zhou, J. Liu, K. Yang, C. Xu, E. Wu, L. Du, K. Lin, J. Feng, M. Chi","doi":"10.1109/CSTIC52283.2021.9461420","DOIUrl":null,"url":null,"abstract":"Power ICs and devices, as key components for high performance systems with Artificial-Intelligence and Internet-of- Things (AI/loT), need to have superior quality and reliability with low Ron and good breakdown voltage. This paper briefly describes how the internal Vt's are impacted by the spacing from contact edge to the vertical channel. The trans-conductance of Id vs Vg is sensitive to detect the internal Vt's. The power MOS and IGBT with multiple Vt's can be formed by designing the contact layout with intentional varying the spacing to the vertical channel for digital info storage in new applications.","PeriodicalId":186529,"journal":{"name":"2021 China Semiconductor Technology International Conference (CSTIC)","volume":"85 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-03-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 China Semiconductor Technology International Conference (CSTIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSTIC52283.2021.9461420","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Power ICs and devices, as key components for high performance systems with Artificial-Intelligence and Internet-of- Things (AI/loT), need to have superior quality and reliability with low Ron and good breakdown voltage. This paper briefly describes how the internal Vt's are impacted by the spacing from contact edge to the vertical channel. The trans-conductance of Id vs Vg is sensitive to detect the internal Vt's. The power MOS and IGBT with multiple Vt's can be formed by designing the contact layout with intentional varying the spacing to the vertical channel for digital info storage in new applications.
触点不对中对沟槽功率Mosfet VT的影响
功率集成电路和器件作为高性能人工智能和物联网(AI/loT)系统的关键部件,需要具有低损耗和良好击穿电压的卓越质量和可靠性。本文简要地描述了从接触边缘到垂直通道的间距对内部Vt的影响。Id对Vg的跨导对检测内部Vt很敏感。在数字信息存储的新应用中,通过设计触点布局有意改变垂直通道的间距,可以形成具有多个Vt的功率MOS和IGBT。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信