Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine

Abstract

A feasibility study for implementing the AES encryption algorithm in hardware achieving 500 Gbits/s is presented. The methodology followed in the process of obtaining the solution allowed us to reach a highly regular solution that is scalable.