20 V LDMOS optimized for high drain current condition. Which is better, n-epi or p-epi?

K. Kinoshita, Y. Kawaguchi, T. Sano, A. Nakagawa
{"title":"20 V LDMOS optimized for high drain current condition. Which is better, n-epi or p-epi?","authors":"K. Kinoshita, Y. Kawaguchi, T. Sano, A. Nakagawa","doi":"10.1109/ISPSD.1999.764049","DOIUrl":null,"url":null,"abstract":"This paper discusses whether n-epi or p-epi substrates are better for 20 V range LDMOSFETs. We present four optimized 20 V LDMOSFETs and compare them. The best compromise is the LDMOS on n-epi with a high dose n-implant layer which achieves a sufficiently low on-resistance of 17.2 m/spl Omega//spl middot/mm/sup 2/ and a high static breakdown voltage of 24.0 V without breakdown voltage degradation under large drain current flow conditions. The device on-state breakdown voltage for a 5 V gate voltage is 24.5 V.","PeriodicalId":352185,"journal":{"name":"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1999.764049","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

This paper discusses whether n-epi or p-epi substrates are better for 20 V range LDMOSFETs. We present four optimized 20 V LDMOSFETs and compare them. The best compromise is the LDMOS on n-epi with a high dose n-implant layer which achieves a sufficiently low on-resistance of 17.2 m/spl Omega//spl middot/mm/sup 2/ and a high static breakdown voltage of 24.0 V without breakdown voltage degradation under large drain current flow conditions. The device on-state breakdown voltage for a 5 V gate voltage is 24.5 V.
针对高漏极电流条件优化的20v LDMOS。n-epi和p-epi哪个更好?
本文讨论了n-epi衬底和p-epi衬底孰优孰优。我们提出了四个优化的20v ldmosfet,并对它们进行了比较。最佳的折衷方案是在n-epi上采用高剂量n-植入层的LDMOS,在大漏极电流条件下,其导通电阻低至17.2 m/spl Omega//spl middot/mm/sup 2/,静态击穿电压高至24.0 V,且击穿电压不会下降。当栅极电压为5v时,器件导通击穿电压为24.5 V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信