Nanosatellite On-Board Computer including a Many-Core Processor

F. Pancher, Vanessa Vargas, P. Ramos, R. P. Bastos, David César Ardiles Saravia, R. Velazco
{"title":"Nanosatellite On-Board Computer including a Many-Core Processor","authors":"F. Pancher, Vanessa Vargas, P. Ramos, R. P. Bastos, David César Ardiles Saravia, R. Velazco","doi":"10.1109/LATS53581.2021.9651773","DOIUrl":null,"url":null,"abstract":"Software fault tolerance techniques can be applied to multi or many-core processors benefitting of the multiplicity of cores. The MPPA Coolidge many-core processor developed by KALRAY (Grenoble, France) was selected in the frame of OVNIPROM1 project as a target for the implementation of the N-Modular Redundancy and M-Partitions (NMR-MPar) fault tolerance technique developed at TIMA. This paper describes the implementation of this technique applied to the MPPA processor for its use as the heart of a nanosatellite On-Board Computer (OBC) to deal with errors produced by radiation effects.","PeriodicalId":404536,"journal":{"name":"2021 IEEE 22nd Latin American Test Symposium (LATS)","volume":"194 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 22nd Latin American Test Symposium (LATS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LATS53581.2021.9651773","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Software fault tolerance techniques can be applied to multi or many-core processors benefitting of the multiplicity of cores. The MPPA Coolidge many-core processor developed by KALRAY (Grenoble, France) was selected in the frame of OVNIPROM1 project as a target for the implementation of the N-Modular Redundancy and M-Partitions (NMR-MPar) fault tolerance technique developed at TIMA. This paper describes the implementation of this technique applied to the MPPA processor for its use as the heart of a nanosatellite On-Board Computer (OBC) to deal with errors produced by radiation effects.
包括多核处理器的纳米卫星机载计算机
软件容错技术可以应用于多核或多核处理器,这得益于内核的多样性。OVNIPROM1项目选择了KALRAY(法国格勒诺布尔)开发的MPPA Coolidge多核处理器作为实施TIMA开发的n -模块化冗余和m -分区(NMR-MPar)容错技术的目标。本文描述了该技术应用于MPPA处理器的实现,该处理器作为纳米卫星机载计算机(OBC)的核心,用于处理由辐射效应产生的误差。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信